在SV中可以使用結(jié)構(gòu)體作為模塊的輸入或輸出,這使得它可以更加清晰地傳遞更多的信號(hào),以簡(jiǎn)化RTL代碼,類(lèi)似于interface。
typedef struct { bit [7:0] intr = 'h AA; logic [23:0] addr = 'h FF_FF_FF; } ext; module SU ( output ext extOut); assign extOut = '{intr: 8'hFF, addr:24'haa_aa_aa}; initial begin #1; $display($stime,,, "extOut = %p", extOut); end endmodule module top; ext extIn; //connect extOut of 'SU' with extIn of 'top' SU SUInst(.extOut(extIn)); initial begin #2; $display($stime,,, "extIn = %p", extIn); end endmodule
仿真log:
1 extOut = '{intr:'hff, addr:'haaaaaa} 2 extIn = '{intr:'hff, addr:'haaaaaa} V C S S i m u l a t i o n R e p o r t
在上面的例子中,我們首先定義了一個(gè)名為“ext”的unpacked struct,然后直接作為module的output。
再聲明一個(gè)moudle top,連接到這個(gè)struct。最后打印表明這個(gè)結(jié)構(gòu)體確實(shí)完成了連接,打印相同的信息。
struct可以作為參數(shù)傳遞給task或function,前提是這個(gè)struct需要先使用typedef聲明為用戶(hù)自定義類(lèi)型
typedef struct { logic [31:0] addr; logic [63:0] data; logic [3:0] BEnable; } control; function Dbus (input control ct1); …. endfunction
-
Module
+關(guān)注
關(guān)注
0文章
70瀏覽量
12920 -
SV
+關(guān)注
關(guān)注
0文章
6瀏覽量
13950 -
Struct
+關(guān)注
關(guān)注
0文章
31瀏覽量
10902
原文標(biāo)題:SV Structure作為module的input/output
文章出處:【微信號(hào):芯片驗(yàn)證工程師,微信公眾號(hào):芯片驗(yàn)證工程師】歡迎添加關(guān)注!文章轉(zhuǎn)載請(qǐng)注明出處。
發(fā)布評(píng)論請(qǐng)先 登錄
相關(guān)推薦
Input Filter Design for Multiple-Module DC Power Systems
求助,F(xiàn)PGA,I/O口作input,輸入外部控制信號(hào)與作output有什么區(qū)別?
使用SystemVerilog來(lái)簡(jiǎn)化FPGA中接口的連接方式
SV Structure作為module的input/output
Input and Output Capacitor Sel
LTM8001: 36VIN, 5A μModule (Power Module) Regulator with 5-Output Configurable LDO Array Data Sheet
![LTM8001: 36VIN, 5A μ<b class='flag-5'>Module</b> (Power <b class='flag-5'>Module</b>) Regulator with 5-<b class='flag-5'>Output</b> Configurable LDO Array Data Sheet](https://file.elecfans.com/web1/M00/D9/4E/pIYBAF_1ac2Ac0EEAABDkS1IP1s689.png)
LTM4656/LTM4656-1: Synchronous Boost μModule Regulator with Input-Output Short Protection Data Sheet
![LTM4656/LTM4656-1: Synchronous Boost μ<b class='flag-5'>Module</b> Regulator with <b class='flag-5'>Input-Output</b> Short Protection Data Sheet](https://file.elecfans.com/web1/M00/D9/4E/pIYBAF_1ac2Ac0EEAABDkS1IP1s689.png)
SystemVerilog中的Packed Structure
SV Structure作為module的input/output
MAX14906: Quad-Channel Industrial Digital Output, Digital Input Data Sheet MAX14906: Quad-Channel Industrial Digital Output, Digital Input D
![MAX14906: Quad-Channel Industrial Digital <b class='flag-5'>Output</b>, Digital <b class='flag-5'>Input</b> Data Sheet MAX14906: Quad-Channel Industrial Digital <b class='flag-5'>Output</b>, Digital <b class='flag-5'>Input</b> D](http://www.delux-kingway.cn/uploads/190218/2927106-1Z21P94211255.png)
MAX22195: High-Speed, Octal, Industrial Digital Input with Parallel Output Data Sheet MAX22195: High-Speed, Octal, Industrial Digital Input
![MAX22195: High-Speed, Octal, Industrial Digital <b class='flag-5'>Input</b> with Parallel <b class='flag-5'>Output</b> Data Sheet MAX22195: High-Speed, Octal, Industrial Digital <b class='flag-5'>Input</b>](http://www.delux-kingway.cn/uploads/190218/2927106-1Z21P94211255.png)
SV線程的使用和控制
![<b class='flag-5'>SV</b>線程的使用和控制](https://file1.elecfans.com/web2/M00/A9/B7/wKgaomUzmuSAT1rJAAAgqcELNDM713.png)
verilog中input和output作用
input和output的用法
ADA4511-2: Precision, 40 V, Rail-to-Rail Input and Output Op Amp with DigiTrim Data Sheet adi
![ADA4511-2: Precision, 40 V, Rail-to-Rail <b class='flag-5'>Input</b> and <b class='flag-5'>Output</b> Op Amp with DigiTrim Data Sheet adi](http://hqjf2014admin.elecfans.com/uploads/190218/2927106-1Z21P94211255.png)
評(píng)論