欧美性猛交xxxx免费看_牛牛在线视频国产免费_天堂草原电视剧在线观看免费_国产粉嫩高清在线观看_国产欧美日本亚洲精品一5区

企業(yè)號(hào)介紹

全部
  • 全部
  • 產(chǎn)品
  • 方案
  • 文章
  • 資料
  • 企業(yè)

華秋商城

元器件現(xiàn)貨采購(gòu)/代購(gòu)/選型一站式BOM配單

1.8w 內(nèi)容數(shù) 99w+ 瀏覽量 190 粉絲

TI時(shí)鐘發(fā)生器CDCE62002

--- 產(chǎn)品詳情 ---

具有集成雙路 VCO 的 4 路輸出時(shí)鐘發(fā)生器/抖動(dòng)消除器
Function Clock generator
Number of outputs 2
Output frequency (Max) (MHz) 1175
Core supply voltage (V) 3.3
Output supply voltage (V) 3.3
Input type LVPECL
Output type LVPECL
Operating temperature range (C) -40 to 85
Features Design tool available, Integrated EEPROM, Serial interface
Rating Catalog
  • Frequency Synthesizer With PLL/VCO and Partially Integrated Loop Filter
  • Fully Configurable Outputs Including Frequency and Output Format
  • Smart Input Multiplexer Automatically Switches Between One of Two Reference Inputs
  • Multiple Operational Modes Include Clock Generation Through Crystal, SERDES Start-Up Mode, Jitter Cleaning, and Oscillator Based Holdover Mode
  • Integrated EEPROM Determines Device Configuration at Power Up
  • Excellent Jitter Performance
  • Integrated Frequency Synthesizer Including PLL, Multiple VCOs, and Loop Filter:
    • Full Programmability Facilitates Phase Noise Performance Optimization Enabling Jitter Cleaner Mode
    • Programmable Charge Pump Gain and Loop Filter Settings
    • Unique Dual-VCO Architecture Supports a Wide Tuning Range 1.750 GHz to 2.356 GHz.
  • Universal Output Blocks Support Up to 2 Differential, 4 Single-Ended, or Combinations of Differential or Single-Ended:
    • 0.5 ps RMS (10 kHz to 20 MHz) Output Jitter Performance
    • Low Output Phase Noise: –130 dBc/Hz at 1?MHz Offset, Fc = 491.52 MHz
    • Output Frequency Ranges From 10.94 MHz to 1.175 GHz in Synthesizer Mode
    • LVPECL, LVDS, and LVCMOS
    • Independent Output Dividers Support Divide Ratios for 1, 2, 3, 4, 5, 8, 10, 12, 16, 20, 24, and 32
  • Flexible Inputs With Innovative Smart Multiplexer:
    • Two Universal Differential Inputs Accept Frequencies from 1 MHz up to 500 MHz (LVPECL), 500 MHz (LVDS), or 250 MHz (LVCMOS)
    • One Auxiliary Input Accepts Crystals in the Range of 2 MHz to 42 MHz
    • Clock Generator Mode Using Crystal Input
    • Smart Input Multiplexer Can be Configured to Automatically Switch Between Highest Priority Clock Source Available Allowing for Fail-Safe Operation
  • Typical Power Consumption 750 mW at 3.3 V
  • Integrated EEPROM Stores Default Settings; Therefore, the Device Can Power Up in a Known, Predefined State
  • Offered in QFN-32 Package
  • ESD Protection Exceeds 2000 V HBM
  • Industrial Temperature Range: –40°C to +85°C
  • APPLICATIONS
    • Data Converter and Data Aggregation Clocking
    • Wireless Infrastructure
    • Switches and Routers
    • Medical Electronics
    • Military and Aerospace
    • Industrial
    • Clock Generation and Jitter Cleaning


All other trademarks are the property of their respective owners

The CDCE62002 device is a high-performance clock generator featuring low output jitter, a high degree of configurability through a SPI interface, and programmable start-up modes determined by on-chip EEPROM. Specifically tailored for clocking data converters and high-speed digital signals, the CDCE62002 achieves jitter performance under 0.5 ps RMS(1).

It incorporates a synthesizer block with partially integrated loop filter, a clock distribution block including programmable output formats, and an input block featuring an innovative smart multiplexer. The clock distribution block includes two individually programmable outputs that can be configured to provide different combinations of output formats (LVPECL, LVDS, LVCMOS). Each output can also be programmed to a unique output frequency (ranging from 10.94 MHz to 1.175 GHz(2)). If Both outputs are configured in single-ended mode (such as LVCMOS), the CDCE62002 supports up to four outputs. The input block includes one universal differential inputs which support frequencies up to 500 MHz and an auxiliary input that can be configured to connect to an external AT-Cut crystal through an onboard oscillator block. The smart input multiplexer has two modes of operation, manual and automatic. In manual mode, the user selects the synthesizer reference through the SPI interface. In automatic mode, the input multiplexer will automatically select between the highest priority input clock available.

(1) 10-kHz to 20-MHz integration bandwidth.
(2) Frequency range depends on operational mode and output format selected.

為你推薦

  • 如何利用運(yùn)算放大器設(shè)計(jì)振蕩電路?2023-08-09 08:08

    使用運(yùn)算放大器設(shè)計(jì)振蕩電路運(yùn)算放大器的工作原理發(fā)明運(yùn)算放大器的人絕對(duì)是天才。中間兩端接上電源,當(dāng)同相輸入大于反相輸入,右側(cè)就會(huì)輸出(接近)電源電壓(Vcc),如果反過(guò)來(lái)小于同相輸入,則輸出0V(負(fù)電源)電壓。在輸出端接上燈泡,假設(shè)我想控制燈泡循環(huán)亮滅,那就需要一會(huì)輸出高電平點(diǎn)亮,一會(huì)輸出低電平熄滅。也就是我需要讓左邊能自動(dòng)變化大小,就能實(shí)現(xiàn)控制燈泡。如何讓電
  • 【PCB設(shè)計(jì)必備】31條布線技巧2023-08-03 08:09

    相信大家在做PCB設(shè)計(jì)時(shí),都會(huì)發(fā)現(xiàn)布線這個(gè)環(huán)節(jié)必不可少,而且布線的合理性,也決定了PCB的美觀度和其生產(chǎn)成本的高低,同時(shí)還能體現(xiàn)出電路性能和散熱性能的好壞,以及是否可以讓器件的性能達(dá)到最優(yōu)等。在上篇內(nèi)容中,小編主要分享了PCB線寬線距的一些設(shè)計(jì)規(guī)則,那么本篇內(nèi)容,將針對(duì)PCB的布線方式,做個(gè)全面的總結(jié)給到大家,希望能夠?qū)︷B(yǎng)成良好的設(shè)計(jì)習(xí)慣有所幫助。1走線長(zhǎng)度
  • 電動(dòng)汽車直流快充方案設(shè)計(jì)【含參考設(shè)計(jì)】2023-08-03 08:08

    大功率直流充電系統(tǒng)架構(gòu)大功率直流充電設(shè)計(jì)標(biāo)準(zhǔn)國(guó)家大功率充電標(biāo)準(zhǔn)“Chaoji”技術(shù)標(biāo)準(zhǔn)設(shè)計(jì)目標(biāo)是未來(lái)可實(shí)現(xiàn)電動(dòng)汽車充電5分鐘行駛400公里?!癈haoji”技術(shù)標(biāo)準(zhǔn)主要設(shè)計(jì)參數(shù)如下:最大電壓:目前1000V(可擴(kuò)展到1500V);最大電流:帶冷卻系統(tǒng)500A(可擴(kuò)展到600A);不帶冷卻系統(tǒng)150-200A;最大功率:900KW。大功率直流充電系統(tǒng)架構(gòu)大功率
  • Buck電路的原理及器件選型指南2023-07-31 22:28

    Buck電路工作原理電源閉合時(shí)電壓會(huì)快速增加,當(dāng)斷開(kāi)時(shí)電壓會(huì)快速減小,如果開(kāi)關(guān)速度足夠快的話,是不是就能把負(fù)載,控制在想要的電壓值以內(nèi)呢?假設(shè)12V降壓到5V,也就意味著,MOS管開(kāi)關(guān)需要42%時(shí)間導(dǎo)通,58%時(shí)間斷開(kāi)。當(dāng)42%時(shí)間MOS管導(dǎo)通時(shí),電感被充磁儲(chǔ)能,同時(shí)對(duì)電容進(jìn)行充電,給負(fù)載提供電量。當(dāng)58%時(shí)間MOS管斷開(kāi)時(shí),由于電感上的電流不能突變,電路通
    1934瀏覽量
  • 100W USB PD 3.0電源2023-07-31 22:27

    什么是PD3.0快充?PD快充協(xié)議全稱“USBPowerDelivery”功率傳輸協(xié)議,簡(jiǎn)稱為“PD協(xié)議”。2015年11月,USBPD快充迎來(lái)了大版本更新,進(jìn)入到了USBPD3.0快充時(shí)代。USBPD3.0相對(duì)于USBPD2.0的變化主要有三方面:增加了對(duì)設(shè)備內(nèi)置電池特性更為詳細(xì)的描述;增加了通過(guò)PD通信進(jìn)行設(shè)備軟硬件版本識(shí)別和軟件更新的功能,以及增加了數(shù)
    1448瀏覽量
  • 千萬(wàn)不要忽略PCB設(shè)計(jì)中線寬線距的重要性2023-07-31 22:27

    想要做好PCB設(shè)計(jì),除了整體的布線布局外,線寬線距的規(guī)則也非常重要,因?yàn)榫€寬線距決定著電路板的性能和穩(wěn)定性。所以本篇以RK3588為例,詳細(xì)為大家介紹一下PCB線寬線距的通用設(shè)計(jì)規(guī)則。要注意的是,布線之前須把軟件默認(rèn)設(shè)置選項(xiàng)設(shè)置好,并打開(kāi)DRC檢測(cè)開(kāi)關(guān)。布線建議打開(kāi)5mil格點(diǎn),等長(zhǎng)時(shí)可根據(jù)情況設(shè)置1mil格點(diǎn)。PCB布線線寬01布線首先應(yīng)滿足工廠加工能力,
  • 基于STM32的300W無(wú)刷直流電機(jī)驅(qū)動(dòng)方案2023-07-06 10:02

    如何驅(qū)動(dòng)無(wú)刷電機(jī)?近些年,由于無(wú)刷直流電機(jī)大規(guī)模的研發(fā)和技術(shù)的逐漸成熟,已逐步成為工業(yè)用電機(jī)的發(fā)展主流。圍繞降低生產(chǎn)成本和提高運(yùn)行效率,各大廠商也提供不同型號(hào)的電機(jī)以滿足不同驅(qū)動(dòng)系統(tǒng)的需求。現(xiàn)階段已經(jīng)在紡織、冶金、印刷、自動(dòng)化生產(chǎn)流水線、數(shù)控機(jī)床等工業(yè)生產(chǎn)方面應(yīng)用。無(wú)刷直流電機(jī)的優(yōu)點(diǎn)與局限性優(yōu)點(diǎn):高輸出功率、小尺寸和重量、散熱性好、效率高、運(yùn)行速度范圍寬、低
  • 上新啦!開(kāi)發(fā)板僅需9.9元!2023-06-21 17:43

    上新啦!開(kāi)發(fā)板僅需9.9元!
  • 參考設(shè)計(jì) | 2KW AC/DC數(shù)字電源方案2023-06-21 17:43

    什么是數(shù)字電源?數(shù)字電源,以數(shù)字信號(hào)處理器(DSP)或微控制器(MCU)為核心,將數(shù)字電源驅(qū)動(dòng)器、PWM控制器等作為控制對(duì)象,能實(shí)現(xiàn)控制、管理和監(jiān)測(cè)功能的電源產(chǎn)品。它是通過(guò)設(shè)定開(kāi)關(guān)電源的內(nèi)部參數(shù)來(lái)改變其外特性,并在“電源控制”的基礎(chǔ)上增加了“電源管理”。所謂電源管理是指將電源有效地分配給系統(tǒng)的不同組件,最大限度地降低損耗。數(shù)字電源的管理(如電源排序)必須全部
  • 千萬(wàn)不能小瞧的PCB半孔板2023-06-21 17:34

    PCB半孔是沿著PCB邊界鉆出的成排的孔,當(dāng)孔被鍍銅時(shí),邊緣被修剪掉,使沿邊界的孔減半,讓PCB的邊緣看起來(lái)像電鍍表面孔內(nèi)有銅。模塊類PCB基本上都設(shè)計(jì)有半孔,主要是方便焊接,因?yàn)槟K面積小,功能需求多,所以通常半孔設(shè)計(jì)在PCB單只最邊沿,在鑼外形時(shí)鑼去一半,只留下半邊孔在PCB上。半孔板的可制造性設(shè)計(jì)最小半孔最小半孔的工藝制成能力是0.5mm,前提是孔必須
    2806瀏覽量